Hi,
I read the excellent DesignCon paper ('Power Integrity for 32 Gb/s SERDES Transceivers', by PICOTEST, Xilinx & Keysight), referenced in Lesson 1.
In this paper, the advantage of raising the switching frequency of a DCDC is explored. I've had recent experience of choosing the BW of a DCDC conve